Removal of redundant states is important because

- *Cost*: the number of memory elements is directly related to the number of states
- *Complexity*: the more states the circuit contains, the more complex the design and implementation becomes
- Aids failure analysis: diagnostic routines are often predicated on the assumption that no redundant states exist

# Equivalent States

✓ Let  $S_i$  and  $S_j$  be states of a completely specified sequential circuit. Let  $S_k$  and  $S_l$  be the next states of  $S_i$  and  $S_j$ , respectively for input  $I_p$ .

 $S_i$  and  $S_j$  are equivalent if and only if for every possible  $I_p$  the following conditions are satisfied:

- the outputs produced by  $S_i$  and  $S_j$  are the same;
- the next states  $S_k$  and  $S_l$  are equivalent.



 States S<sub>i</sub> and S<sub>j</sub> are equivalent and are combined to one state by pointing all arrows that go to S<sub>j</sub> to state S<sub>i</sub> and removing S<sub>j</sub> with its all arrows

### **Equivalence and Partitions**

- *Equivalence relation*: let R be a relation on a set S. R is an equivalence relation on S if and only if it is reflexive, symmetric, and transitive.
- An equivalence relation on a set partitions the set into disjoint equivalence classes.
- ✓ A partition consists of one or more blocks, where each block comprises a subset of states that may be equivalent, but the states in a given block are definitely not equivalent to the states in the other blocks.
- The partitioning method initially assumes that all states are equivalent and then proceeds to determine those state which are not equivalent by analyzing each states ksuccessors.

### Finding Equivalent States By Inspection



# Partitioning Minimization Procedure

#### ✓ PROCEDURE:

- 1) all states belong to the initial partition  $p_1$
- 2)  $p_1$  is partitioned in blocks such that the states in each block generate the same output.
- 3) continue to perform new partitions by testing whether the k-successors of the states in each block are contained in one block. Those states whose k-successors are in different blocks cannot be in one block.
- 4) predure ends when a new partition is the same as the previous partition

# Finding Equivalent States by Partitioning

		Partition	n blocks		Action			
Partition $P_0$		(ABC	CDE)					
Output for $x = 0$		111	100		Separate (ABC) and (DE)			
Output for $x = 1$		000	011		Separate (ABC) and (DE)			
Partition $P_1$	(Al	BC)	(D	E)				
Next state for $x = 0$	C	СВ	D	E				
Next state for $x = 1$	B	EE	B	Α	Separate (A) and (BC)			
Partition $P_2$	(A)	( <i>BC</i> )	(D	<i>E</i> )				
Next state for $x = 0$	С	CB	D	Ε				
Next state for $x = 1$	В	EE	B	A	Separate $(D)$ and $(E)$			
Partition $P_3$	(A)	(BC)	( <i>D</i> )	( <i>E</i> )				
Next state for $x = 0$	С	СВ	D	Ε				
Next state for $x = 1$	В	EE	В	Α				
Partition $P_4 = P_3$	(A)	( <i>BC</i> )	( <i>D</i> )	( <i>E</i> )				

States *B* and *C* are equivalent.

# Implication Table

- The checking of each pair of states for possible equivalence in a table with a large number of states can be done systematically on an Implication Table.
- ✓ The Implication Table is a chart that consists of squares, one for every possible pair of states.

Present	Next	State	Out	tput	<b>b</b>
State	X=0	X=1	X=0	X=1	c,d
а	С	b	0	1	
b	d	а	0	1	
С	a	d	1	0	d a.b
d	b	d	1	0	
(c,d) ⇔	(a,b) —	>	(c,d) &&	(a,b)	a b c
	both po	irs are e	quivalent		

# Implication Table

State $x = 0$ $x = 1$ $x = 0$ $x = 1$ a $d$ $b$ $0$ $0$ $cb$ $e$ $a$ $0$ $0c$ $g$ $f$ $0$ $1d$ $a$ $d$ $1$ $0e$ $a$ $d$ $1$ $0f$ $c$ $b$ $0$ $0$ $eg$ $a$ $e$ $1$ $0f$ $c$ $b$ $0$ $c$ $ef$ $c$ $b$ $c$ $b$ $c$ $c$ $ec d \times x \times x(a,b), (d,e), (d,g), (e,g)e$ the reduced states e $(a,b), (c), (d,e,g), (f)f$ the state table: $\frac{Present}{State} \frac{Next State}{x = 0 \ x = 1} \frac{Output}{x = 0 \ x = 1}$ $\frac{a \ d \ a \ d \ 1 \ 0}{f \ c \ a \ 0 \ 0} = 11$	Present	Next State	Out	put	<b>-</b> _ b	$d, e \checkmark$	]				
$\frac{a}{b}  d  b  0  0  c  x  x  x  x  x  x  x  x  x$	State	$x = 0 \ x = 1$	x = 0	<i>x</i> = 1							
$\frac{b}{c}  e  a  0  0  d  x  x  x  x  x  x  x  x  x$	а	d b	0	0	с	×	×				
$\frac{c}{d} = \frac{g}{a} + \frac{f}{d} + \frac{f}{1} + \frac{f}$	b	e a	0	0					1		
$\frac{d}{e}  a  d  1  0  x  x  x  x  x  x  x  x  x$	с	g $f$	0	1	d	×	×	×			
$\frac{e}{f} \qquad a \qquad d \qquad 1 \qquad 0 \qquad e \qquad x \qquad x \qquad x \qquad y \qquad x \qquad y \qquad y \qquad y \qquad y \qquad y$	d	a d	1	0	и			~			
$\frac{f}{g} \qquad \begin{array}{c} c & b & 0 & 0 \\ a & e & 1 & 0 \end{array} \qquad \begin{array}{c} e \\ f \\ \hline c, d \times \begin{array}{c} \times \\ x \\$	е	a d	1	0						]	
$g \qquad a \qquad e \qquad 1 \qquad 0$ $f \qquad c, d \times \frac{c, e \times}{a, b} \qquad x \qquad x \qquad x$ $(a,b), (d,e), (d,g), (e,g)$ $(b,c), (d,e,g), (f)$ $(c,d), (c,d), (c,g), (f)$ $(c,d), (c,d), (f)$ $(c,d), (f), (f)$ $(c,d), (f), (f), (f), (f)$ $(c,d), (f), (f), (f), (f)$ $(c,d), (f), (f), (f), (f), (f), (f)$ $(c,d), (f), (f), (f), (f), (f), (f), (f), (f$	f	c b	0	0	е	×	×	×	√		
• the equivalent states • (a,b), (d,e), (d,g), (e,g) • the reduced states • (a,b), (c), (d,e,g), (f) • the state table: $ \frac{Present}{State} \qquad \frac{Next State}{x = 0 \ x = 1} \qquad \frac{Output}{x = 0 \ x = 1} $ $ \frac{a \ d \ a \ d \ f \ 0 \ 1}{d \ a \ d \ 1 \ 0} $ $ f \ c \ a \ 0 \ 0 $ $ 11 $	8	a e	1	0							1
• (a,b), (d,e), (d,g), (e,g) • the reduced states • (a,b), (c), (d,e,g), (f) • the state table: $ \frac{Present}{State}  \frac{Next State}{x = 0 \ x = 1}  \frac{Output}{x = 0 \ x = 1} $ $ \frac{a  d  a  0  0}{c  d  f  0  1} $ $ \frac{a  d  a  d  1  0}{f  c  a  0  0} $ $ 11 $	•	the equivaler	nt states	f	<i>c</i> , <i>d</i> X	с,е× а,b	×	×	×		
• the reduced states • (a,b), (c), (d,e,g), (f) • the state table: $ \frac{Present}{State}  \frac{Next State}{x = 0 \ x = 1}  \frac{Output}{x = 0 \ x = 1} $ $ \frac{a  d  a  0  0}{c  d  f  0  1} $ $ \frac{a  d  a  d  1  0}{f  c  a  0  0} $ $ 11 $		■ (a,b), (d,e	), (d,g), (e,g)						. /	. /	
• (a,b), (c), (d,e,g), (f) • the state table: $ \frac{Present}{State} \qquad \frac{Next State}{x = 0 \ x = 1} \qquad \frac{Output}{x = 0 \ x = 1} $ $ \frac{a \qquad d \qquad a \qquad 0 \qquad 0}{c \qquad d \qquad f \qquad 0 \qquad 1} $ $ \frac{d \qquad a \qquad d \qquad 1 \qquad 0}{f \qquad c \qquad a \qquad 0 \qquad 0} $ $ 11 $	•	the reduced	states		g		×	Х	$a, e \checkmark$	$a, e \checkmark$	
• the state table: • the state table: • the state table: • the state table: • $x = 0$ $x = 1$ • $x = 0$		<ul> <li>(a,b), (c),</li> </ul>	(d,e,g), (f)						ـــــــــــــــــــــــــــــــــــــ		ſ
Present StateNext State $x = 0$ Output $x = 0$ $a$ $d$ $a$ $0$ $x = 1$ $a$ $d$ $a$ $0$ $0$ $c$ $d$ $f$ $0$ $1$ $d$ $a$ $d$ $1$ $0$ $f$ $c$ $a$ $0$ $0$	•	the state tal	ole:			а	D	С	a	е	Ţ
State $x = 0$ $x = 1$ $x = 0$ $x = 1$ $a$ $d$ $a$ $0$ $0$ $c$ $d$ $f$ $0$ $1$ $d$ $a$ $d$ $1$ $0$ $f$ $c$ $a$ $0$ $0$		Present	Next Sta	te	0	utput		_			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		State	x = 0 x	= 1	<b>k</b> =	0 x	= 1				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		a	d a		0		0	_			
d a d 1 0 f c a 0 0 <b>11</b>		С	d $f$		0		1				
f c a 0 0 <b>11</b>		d	a d		1		0				
		f	c a		0		0				11

✓ Finding compatible states by inspection



# Merging of the Flow Table

- ✓ The state table may be incompletely specified: combinations of inputs or input sequences may never occur (Some next states and outputs are don't care).
- Multi-input primitive flow tables are always incompletely specified
  - Several synchronous circuits also have this property
- Incompletely specified states are not "equivalent" as in completely specified circuits. Instead, we are going to find compatible states

### Equivalent and Compatible States

✓ completely specified state table ⇒ equivalence
 If a and b are equivalent, and b and c are
 equivalent then also a and c are equivalent:

(a,b), (b, c) ⇒(a, c)

- ✓ uncompletely specified state table ⇒ compatibility
   If a and b are compatible, and b and c are
   compatible not necessarily a and c are compatible:
- Compatibility relation: let R be a relation on a set S. R is a compatibility relation on S if and only if it is reflexive and symmetric. A compatibility relation on a set partitions the set into compatibility classes. They are typically not disjoint.





# Incompletely specified circuits: partition method

- The partitioning minimization procedure which was applied to completely specified state tables can also be applied to incompletely specified state tables.
- ✓ To perform the partitioning process, we can assume that the unspecified outputs have a specific value.
- The partitioning method is equally applicable to Mealy type FSMs in the same way as for Moore-type FSMs.

# Compatible Pairs (DG sequential circuit)

- Implication tables are used to find compatible states.
  - We can adjust the dashes to fit any desired condition.
  - Must have no conflict in the output values to be merged.



(a) Primitive flow table

(b) Implication table

# Merger diagrams

- States are represented as dot in a circle
- Lines connect states couples compatible
- Maximal sets can be identified as those sets in which every states is connected to every other state by a line segment



Maximal sets with 3,4,5 and 6 states



# Maximal Compatibles

- Maximal Compatibles: a group of compatibles that contains all the possible combinations of compatible states.
- $\checkmark$  n-state compatible  $\Rightarrow$  n-sided fully connected polygon.
  - All its diagonals connected.
  - Not all maximal compatibles are necessary
  - An isolated dot: a state that is not compatible to any other state
- a line: a compatible pair
- a triangle: a compatible with three states
- an n-state compatible: an n-sided polygon with all its diagonals connected



# Closed Covering Condition

- The condition that must be satisfied is that the set of chosen compatibles must:
  - Cover all states.
  - Be closed: the closure condition is satisfied if there are no implied states or if the implied states are included within a set
- ✓ In the example of the DG sequential circuit, the maximal compatibles are:

(a, b) (a, c, d), (b , e , f)

 $\checkmark$  If we remove (a, b), we get a set of two compatibles:

(a, c, d), (b, e, f):

- All the six states are included in this set.
- There are no implied states for (a,c); (a,d);(c,d);(b,e);(b,f) and (e,f) [you can check the implication table]. The closer condition is satisfied

The original primitive flow table can be merged into two rows, one for each of the compatibles.

# Closed Covering Condition (Example)

- From the aside implication table, we have the following compatible: pairs: (a, b) (a, d) (b, c) (c, d) (c, e) (d, e)
- From the merger diagram, we determine the maximal compatibles: (a , b) (a , d) (b , c) (c , d , e)

• If we choose the two compatibles: (a , b) (c, d, e)

Compatibles	( <i>a</i> , <i>b</i> )	( <i>a</i> , <i>d</i> )	(b,c)	(c, d, e)
Implied states	( <i>b</i> , <i>c</i> )	(b, c)	( <i>d</i> , <i>e</i> )	(a, d) (b, c)



Closure table

- All the 5 states are included in this set.
- The implied states for (a, b) are (b, c). But (b, c) are not include in the chosen set. This set is not closed.
- A set of compatibles that will satisfy the closed covering condition is (a, d) (b, c) (c, d, e)
- Note that: the same state can be repeated more than once



Select a set of compatibility classes so that the following conditions are satisfied:

- Completeness: all states of the original machine must be covered
- Consistency: the chosen set of compatibility classes must be closed
- Minimality: the smallest number of compatibility classes is used

### Bounding the number of states

- Unfortunately the process of selecting the set of compatibility classes that meets the three conditions must be done by trial and error.
- ✓ Let U be the upper bound on the number of states needed in the minimized circuit.

Then U = minimum (NSMC, NSOC)

- where NSMC = the number of sets of maximal compatibles
- and NSOC = the number of states in the original circuit
- $\checkmark$  Let L be the lower bound on the number of states needed in the minimized circuit
  - Then  $L = maximum(NSMI_1, NSMI_2, ..., NSMI_i)$ 
    - where NSMI<sub>i</sub> = the number of states in the i<sup>th</sup> group of the set of maximal incompatibles of the original circuit.

### State Reduction Algorithm

- ✓ Step 1 -- find the maximal compatibles
- $\checkmark$  Step 2 -- find the maximal incompatibles
- Step 3 -- Find the upper and lower bounds on the number of states needed
- Step 4 -- Find a set of compatibility classes that is complete, consistent, and minimal
- ✓ Step 5 -- Produce the minimum state table

### Example -- State reduction problem



### Another state table reduction problem



### Yet another state reduction problem



Closure table Maximum Compatible

CD

(ADE)

ABC

(DE)

Closure table

BC

B'

C

Reduced state table

A''

A'/-

### Generating Maximal Compatibles and Incompatibles





Closure table

Reduced state table

 All maximal compatibles are used as states of the reduced machine. Hence, the final five states are:

$$A' = (AEGH), \quad D' = (CEG)$$
  
 $B' = (BCG), \quad E' = (CFG)$   
 $C' = (CDG)$ 

### State Assignment

Primary Objective of Synchronous Networks

- Simplification of Logic and Improvement of Performance
- Improvement of Testability
- Minimization of Power Consumption.
- Primary Objective of Asynchronous Networks
  - Prevention of Critical Races
  - Simplification of Logic

### Race-Free State Assignment

- Objective: choose a proper binary state assignment to prevent critical races
- Only one variable can change at any given time when a state transition occurs
- States between which transitions occur will be given adjacent assignments
  - Two binary values are said to be adjacent if they differ in only one variable
- ✓ To ensure that a transition table has no critical races, every possible state transition should be checked
  - A tedious work when the flow table is large
  - Only 3-row and 4-row examples are demonstrated

- ✓ Three states require two binary variables (in the flow table outputs are omitted for simplicity)
- Representation by a transition diagram
- ✓ a and c are not adjacent in such an assignment!
  - Impossible to make all states adjacent if only 3 states are used  $x_1 x_2$



- A race-free assignment can be obtained if we add an extra row to the flow table
- $\checkmark$  Only provide a race-free transition between the stable states
- ✓ The transition from a to c must now go through d
   00 ⇒ 10 ⇒ 11 (no race condition)
- Note that no stable state can be introduced in row d



- The shared row is not assigned to any specific stable state
- Used to convert a critical race into a cycle that goes through adjacent transitions between two stable states
- ✓ May require more extra rows

### State adjacencies for assignments

		Assignment	S
	1	2	3
States	$y_1y_2$	<i>y</i> <sub>1</sub> <i>y</i> <sub>2</sub>	$y_1y_2$
A	00	00	00
В	01	11	10
С	11	01	01
D	10	10	11

#### UNIQUE STATE ASSIGNMENTS



### Unique State Assignments

Present	ر 0	r 1		As	signme	nts		
state A	A/0	B/0	<b>C</b> + + + + + + + + + + + + + + + + + + +	1	2	3		
В	A/0	<i>C/</i> 0	States	$y_1 y_2$	<i>y</i> <sub>1</sub> <i>y</i> <sub>2</sub>	$y_1 y_2$		
С	<i>C</i> /0	<i>D</i> /0	A B	00 01	10 11	10		
D	<i>C</i> /1	A/0	C D	11 10	01 00	11 01		
	(a)			. (	b)			
$D_1 = y_1 \bar{x} + y_2 x$	$D_1$	$= y_1 \bar{x} + \bar{y}$	$\overline{v}_2 x \qquad D_1 =$			$= y_2 \bar{x} + \bar{y}_2 x$		
$D_2 = y_1 \bar{x} + \bar{y}_1 x$		$D_2$	$= \bar{y}_1 \bar{x} + y$	$v_1 x$		$D_2$	$= y_2 \bar{x} + y_1 x$	

NUMBER OF STATE ASSIGNMENTS.

	NOMIDE	IN OF STATE ASS	
N <sub>s</sub>	N <sub>FF</sub>	N <sub>SA</sub>	N <sub>UA</sub>
1	0		
2	1	2	1
3	2	24	3
4	2	24	3
5	3	6,720	140
6	3	20,160	420
7	3	40,320	840
8	3	40,320	840
9	4	$4.15 \times 10^{9}$	10,810,800
10	4	$2.91 \times 10^{10}$	75,675,600

$$N_{UA} = \frac{(2^{N_{FF}} - 1)!}{(2^{N_{FF}} - N_S)!N_{FF}!}$$

- ✓ A flow table with 4 states requires an assignment of two state variables.
- ✓ If there were no transitions in the diagonal direction (from a to c or from b to d), it would be possible to find adjacent assignment for the remaining 4 transitions.

 In general in order to satisfy the adjacency requirement, at least 3 binary variables are needed.





(b) Transition diagram

- The following state assignment map is suitable for any table.
  - a, b, c, and d are the original states.
  - e, f, and g are extra states.
  - States placed in adjacent squares in the map will have adjacent assignments
  - Please note that state variable order in figures is y<sub>3</sub>y<sub>1</sub>y<sub>2</sub>









### ✓ To produce cycles:

- The transition from a to d must be directed through the extra state e
- The transition from **c** to **a** must be directed through the extra state **g**
- The transition from **d** to **c** must be directed through the extra state **f**





Although the flow table has 7 rows, there are only <u>4</u> <u>stable states.</u>

# Multiple Row Method

- ✓ Multiple-row method is easier. May not as efficient as in above shared-row method
- ✓ Each stable state is duplicated with exactly the same output. Behaviors are still the same
- While choosing the next states, choose the adjacent one among the two possibilities





(b) Flow table

### Don't Care Assignment



- ✓ All possible transitions between pairs of rows are needed
- ✓ Fill in don't care to eliminate races
- ✓ Direct transitions for columns 01, 10 (No don't care)

### Don't Care Assignment



- ✓ All possible transitions between pairs of rows are needed
- ✓ Fill in don't care to eliminate races
- ✓ Direct transitions for columns 01, 10 (No don't care)



		00	01	11	10
00	a	(a).	Ь	A	c
01	b	<b>b</b>	<b>b</b>	(a)	d
10	с	a	d	C	$\bigcirc$
11	d	c)	đ	đ	đ

In column 00:  $d \Rightarrow a$  changed to  $d \Rightarrow c \Rightarrow a$ . In column 11:  $b \Rightarrow c$  changed to  $b \Rightarrow a \Rightarrow c$ .

Needed Transitions

### State Assignment

- ✓ Universal Assignment for 8-Row Tables
  - Require 4 state variables.
  - Slow due to several successive changes needed.
- Universal Assignment as the Last Resort.
  - Try to use smaller number of state variables.
  - Try to take advantage of don't care.
  - Allow several state variables change simultaneously.
    - Make all races noncritical.
    - Faster.



### Extra raw flow table

$\backslash$	I			
/	I	I2	13	I4
a	C,1	B,0	(A)	C,-
b	C,1	<b>B</b> 0	A,1	A,-
c	Q,I	A,-	<b>©,</b> 0	D,0
d	E,0	<b>D</b> ,1	C,0	<b>D</b> ,0
e	E,0	D,1	F,-	E1
f	D,-	D,1	B,-	E0



G



### Alternative solution: transition changes

/	I	a		r:
1	I	12	13	14
a	C,1	B,0	(A)	C,-
b	C,1	(B)0	A,1	A,-
c	Q1	A,-	Q0	D,0
d	E,0	<b>D</b> ,1	C,0	<b>D</b> ,0
e	E)0	D,1	F,-	(E) I
f	D,-	D,1	B,-	Œ0

<b>1</b>	Iı	I2	I3	14
a	C, 1	B, 0	A, 1	C, -
b		B, 0	A, 1	А,-
c	C, 1	A, -	C, 0	D, 0
d	E, 0	D, 1	C, 0	D, 0
e	E, 0	D, 1	F, -	E, 1
f	E.	D, 1	В, -	F, 0







### Summary

- ✓ Shared row method
- ✓ Multiple row method
- ✓ Don't care assignment
- ✓ Universal states assignment
- $\checkmark$  Transition changes
- ✓ Other approaches

<sup>1</sup> VP Nelson et al., not presented here

# Hazards

- $\checkmark$  A timing problem arises due to gate and wiring delays
- ✓ <u>Hazards</u>: Unwanted switching transients at the network output, caused by input changes and due to different paths through the network from input to output that may have different propagation delays
- Hazards occur in combinational and asynchronous circuits:
  - In combination circuits, they may cause a temporarily false output value.
  - In asynchronous circuits, they may result in a transition to a wrong stable state.
- ✓ Asynchronous Sequential Circuits:
  - Hyphothesis:
    - Operated in fundamental mode with only one input changing at any time
  - Objectives:
    - Free of critical races
    - Free of hazards

### Hazards in combinational circuits



(a) AND–OR circuit

- ✓ Static 1-hazard (sum of products)
  - The remedy
    - the circuit moves from one product term to another
    - additional redundant gate









### Hazards in sequential circuits



# Remove Hazards with Latches

 The implementation of the asynchronous circuits with SR latches can remove static hazards



- ✓ SR Latch (NOR type)
  - Allow 1-hazard (a momentary 0 has no effect)
  - The network realizing S and R must be free of O-hazards.
- ✓ S'R' Latch (NAND type)
  - Allow O-hazard (a momentary 1 has no effect)
  - The network realizing S and R must be free of 1-hazards.
- ✓ Note that a sum-of-products implementation is automatically free of static O-hazards and a product-ofsums implementation is free of static 1-hazards.

### Hazard-Free Realization

✓ S-R Latch (NOR type):

S-R Flip-Flop Driven by 2-level AND-OR Networks



Equivalent Network Structure (in general faster)



# Example



$$S = AB + CD$$

$$\mathsf{R} = \mathsf{A}'\mathsf{C}'$$

✓ If we want to use a NAND latch we must complement the value for S and R S = (AB + CD)' =(AB)'(CD)' R = (A'C')'

✓ The Boolean function for output is Q = (Q'S)' = [Q' (AB)'(CD)']'



automatically free of static 1-hazards.

If output Q is equal to 1, then Q' is equal to 0. If two of the three inputs go momentarily to 1, the NAND gate associated with output Q will remain at 1 because Q' is maintained at 0.





# Essential Hazards

- Besides static and dynamic hazards, another type of hazard in asynchronous circuits is called: Essential Hazard
- ✓ It is caused by unequal delays along two or more paths that originate from the same input
- Cannot be corrected by adding redundant gates
- Can only be corrected by adjusting the amount of delay in the affected path
  - Each feedback path should be examined carefully !!

Recommended Design Procedure:

- 1. State the design specifications.
- 2. Derive a Primitive Flow Table.
- 3. Reduce the Flow Table by merging rows.
- 4. Make a race-free binary state assignment.
- 5. Obtain the transition table and output map.
- 6. Obtain the logic diagram using SR latches.

#### 1) Design Specifications:

The objective is to design a negative-edge-triggered T flip-flop. The circuit has two inputs T (toggle) and C (clock) and one output Q. The output state is complemented if T=1 and the clock changes from 1 to 0 (negative-edge-triggering). Otherwise, under all input condition, the output remains unchanged.

- A Negative-Edge-Triggered T FF
- Two inputs : T, C
- Flip-Flop changes state when T = 1 and C changes from 1 to 0
- Q remains constant under all other conditions
- T and C do not change simultaneously

#### 2) Primitive Flow Table

2) 0		<b>.</b>	r	1	. –	-							г	00	01	11	10	1		
2) P	rimi	TIVE	: Г	.100	/ 1	aD	e						а	- , -	f , -	<i>a</i> , 0	b ,-			
				Inp	uts			Outpu	t				ь	g ,-	- ,-	· c,-	<b>(b)</b> , 1			
	State	e	Τ	,		С		Q							,					
	а		1			1		0					c	- ,-	h ,-	· (c), 1	<i>d</i> , –			
	Ь		1			0		1					d	e , -	- , -	· a , -	<b>(d)</b> , 0			
	С		1			1		1					ł							
	d		1			0		0					е	<b>e</b> , 0	f , -	- , -	d ,-			
	e f		0			0 1		0					f	e ,-	<b>(f</b> ), (	) a , -	- ,-			
	g		0			0		1					g	<b>2</b> .1	h -		b			
	h		0			1		1					°.	0,1	,	,	0,			
													h	g ,-	(h), 1	l c , -	- ,-			
								_												
T																				
e	f	a f	۵	b	С	h	С	d e	f	F	e	d	۵	Ь	9	h	9	b	с	d
С																				
Q																				

TC

#### 3) Merging of the Flow Table





The maximal compatibles pairs are:

$$(a,f)$$
  $(b,g,h)$   $(c,h)$   $(d,e,f)$ 

U=4

### Maximal Incompatibles

а

с

e

g



 $\checkmark$  In this particular example, the minimal collection of compatibles is also the maximal compatibles set that satisfy also the closed condition:

10

b

b), 1

d ,-

(a, f) (b, g, h) (c, h) (d, e, f)



#### 4) State Assignment and Transition Table

✓ No diagonal lines in the transition diagram: No need to add extra states (race-free binary state assignment!)



#### 5) Logic Diagram

